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Abstract Test data travels through a System on Chip
(SOC) from the chip pins to the Core-Under-Test
(CUT) and vice versa via a Test Access Mechanism
(TAM). Conventionally, a TAM is implemented using
dedicated communication infrastructure. However,
also existing functional interconnect, such as a bus or
Network on Chip (NOC), can be reused as TAM;
this will reduce the overall design effort and associ-
ated silicon area. For a given core, its test set, and
maximal bandwidth that the functional interconnect
can offer between test equipment and core-under-test,
our approach instantiates a test wrapper for the core-
under-test such that the test length is minimized. Un-
fortunately, it is unavoidable that along with the test
data also unused (idle) bits are transported. This paper
presents a holistic TAM bandwidth under-utilization
analysis when functional interconnect is considered for
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test data transportation. We classify the idle bits into
four types that refer to the root-cause of bandwidth
under-utilization and pinpoint design improvement
opportunities. Experimental results show an average
bandwidth utilization of 80%, while the remaining 20%
is consumed by the idle bits.
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1 Introduction
Rapid improvements in the semiconductor industry
allow the design and manufacturing of increasingly
complex chips, often referred to as Systems on Chip
Present Address:
A. van den Berg




ASML, Veldhoven, The Netherlands
e-mail: pengwei.ren@asml.nl
Present Address:





Department of Electrical Engineering,
Eindhoven University of Technology, Potentiaal/PT g.34,
Den Dolech 2, 5612 AZ Eindhoven, The Netherlands
e-mail: k.g.w.goossens@tue.nl
454 J Electron Test (2010) 26:453–464
(SOC). SOCs are composed of multiple, often hetero-
geneous cores. Each core is tested individually using
on-chip isolation hardware called a wrapper. Stimuli
and responses travel through the chip to and from
the embedded core using a Test Access Mechanism
(TAM) [29]. Conventionally, dedicated wires are used
to implement the TAM.
Recently, it has been proposed to reuse existing
functional interconnects, such as a bus or a NOC [8, 12],
as TAM [1–3, 5, 6, 9, 14–16, 18, 19, 23]. The main
advantage of this approach is the fact that it makes a
dedicated TAM superfluous, leading to a reduction in
design complexity and silicon area. The approach re-
quires modifications to the conventional test wrapper,
which now no longer transports test data via dedicated
TAM ports, such as the WPI and WPO ports of IEEE
Std. 1500 [7], but via reused functional ports instead.
The length of an SOC test dictates the required
vector storage (in bits) on the automatic test equipment
(ATE) and the time (in seconds) each SOC spends
on the ATE. A reduction of the test length directly
translates into savings in the test cost. In this paper
we present an analysis of bandwidth utilization of
functional interconnect serving as TAM. We identify
four types of idle bits that cause under-utilization of
the available bandwidth between ATE and core under
test, and hence contribute to a longer-than-strictly-
necessary test length. Some of these idle bits are un-
avoidable for a given TAM and core design, but can be
eliminated or reduced by (small) design modifications,
which are pinpointed by our method.
The remainder of this paper is organized as follows.
Section 2 gives an overview of related prior work.
Section 3 discusses various aspects and choices we made
when reusing functional busses and NOCs as TAM.
Section 4 describes our wrapper design approach that
enables reusing functional interconnect as TAM. We
define four types of idle bits that help us to explain
bandwidth under-utilization in Section 5, and describe
how to reduce the amount of idle bits in Section 6.
Experimental results are provided and discussed in
Section 7, while Section 8 concludes this paper.
2 Prior Work
Examples of previous work that propose to handle
on-chip transport of test data via a reused functional
bus are [3, 5, 9, 14, 15, 18, 19]. Most of these ap-
proaches are based on functional tests, of which the
detection qualities are hard to assess, guarantee, and
improve, and for which failure diagnosis is nearly im-
possible. Feige et al. [9] does apply structural scan-
based tests via the ARM bus, but in a rather cum-
bersome way. Nahvi and Ivanov [23] were the first to
propose to transport test data via a packet-switching
network; they do not quantify the associated silicon
area costs, but as they propose a dedicated test net-
work, these costs must be high. Cota et al. [6] were the
first to propose to reuse a functional NOC as TAM.
Their approach requires knowledge of many NOC
implementation details, such as the network topology,
number of routers, etc. Amory et al. [2] propose a
wrapper design which enables any existing functional
interconnect, including bus and NOC, to be reused
as TAM, provided the interconnect offers guaranteed
throughput and constant latency [12, 24]. They describe
how the streaming nature of scan testing (i.e., once
started, it should complete uninterrupted) is matched
to the possibly bursty or packetized traffic over bus
or NOC. Next to the main benefit, viz. the reuse of
an existing communication infrastructure, there is a
side benefit, as their wrapper design proposal slightly
reduces the test length compared to a conventional
dedicated TAM.
Analysis of TAM bandwidth utilization for modular
SOC testing was first published by Goel and Marinissen
[10, 20]. For dedicated TAMs, they classify under-
utilized bandwidth into three types of idle bits. Their
first type of idle bits is caused by different completion
times of the various TAMs in an SOC. If a TAM
is not of Pareto-Optimal width for a particular core
that is assigned to it, this causes the second type of
idle bits. The third type of idle bits is due to imbal-
anced wrapper chain lengths per core. Hussin et al. [16]
identified another, fourth type of idle bits, specific to
test wrappers that reuse functional interconnect. Their
paper also proposes a modification to the wrapper
design of [2], that eliminates these idle bits, but adds
significant (but in the paper unquantified) area costs.
As a continuation of that work in [17] two heuristically
devised wrapper designs (under maximum bandwidth
and test application time constraints) were presented
that slightly reduce the test time by 7.8%.
This paper presents a holistic test bandwidth analysis
for systems where existing functional interconnect, such
as a bus or NOC, is reused as TAM. First we start
by analyzing the streaming-data requirements from
scan tests and test equipment, and how they can be
mapped onto existing functional interconnect. Subse-
quently, we present a precisely quantified analysis of
the idle bits that occur in such systems, and that cause
under-utilization of the available bandwidth between
ATE and core under test, hence contributing to a long-
than-strictly-necessary test length. Our study is based
on an optimized version of the test wrapper design


















Fig. 1 Test set-ups in which (a) a conventional dedicated TAM is used, and (b) the existing functional interconnect is reused as TAM
proposed in [2]; without loss of generality we focus on
testing a single core in isolation. Our paper demon-
strates that test length reductions can be achieved
through design modifications that are suggested by our
analysis.
3 Functional Interconnect as TAM
In conventional modular SOC test approaches, dedi-
cated TAMs are used to transport test data from the
ATE to the core-under-test and vice versa. Reusing
existing functional interconnect as TAM avoids dedi-
cated TAMs and their associated design and area costs.
Figure 1 shows, at a conceptual level, the difference be-
tween the two approaches. The new approach requires
a customized wrapper design modified in comparison to
conventional wrappers [2]: it lacks the dedicated-TAM
input and output of conventional wrappers, but instead
is equipped with ports that “speak” the communication
protocol of the overall system functional interconnect
and convert periodically-arriving functional data into
streaming scan data and vice versa.
Although different in the details of exact signal
names and semantics, functional port protocols as AXI
[4] and DTL [25] typically have a similar structure,
which consists of three signal groups: command, write,
and read. We distinguish between initiator and target
ports. An initiator port sends out the command and
hence initiates the communication; a target port re-
ceives the command. A write port communicates data
in the same direction as the command (i.e., from initia-
tor to target), while a read port communicates data in
the opposite direction; read-write ports can communi-
cate data in both directions.
Figure 2 illustrates the above for DTL’s Memory-
Mapped Block-Data (MMBD) profile which is the
most complex profile of the DTL protocol [25]. The
signal names indicate the partitioning of the port sig-
nals into three groups; command, write, and read. All
three signal groups have their own dedicated valid and
accept signals that regulate the handshake process for
data transfer. In addition, the command group has
three more signals, that indicate address, read/write
direction, and block size.
To transport test data over the functional intercon-
nect to a core, that core needs to have at least one port
that can serve as a test stimulus input and at least one
port that can serve as a test response output. The test
stimulus input role can be enacted by an initiator read
or read-write port, or a target write or read-write port.
Similary, a test response output role can be performed
by an initiator write or read-write port, or by a target
read or read-write port.
In our approach, we have selected to restrict our-
selves to work with two disjoint ports per core, one
serving as test stimulus input port and the other one
serving as test response output port. In principle, it
would be possible to unite these two functions in a sin-
gle bi-directional (read-write) port. We have avoided
this, in order to allow simultaneous operation of scan-







































Fig. 2 DTL Memory-Mapped Block-Data (MMBD) functional
port protocol
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Fig. 3 NOC, network
interface shells (NIS) and
kernels (NIK)
it would be possible to use multiple input or output
ports for test purposes in cases such ports are available;
this would possibly increase the available accumula-
tive bandwidth for test data transport. Again, we have
decided not to do this, in order to perform our study
in isolation from issues related to the scheduling and
synchronization of multiple simultaneous test streams
through the functional interconnect.
It is conceivable that test data would not only
be transported through the normal data lines (in
Fig. 2: dtl_wr_data[32] and dtl_rd_data[32]),
but also via wires of the command group (e.g.,
dtl_cmd_addr[32]). We have decided not to do so,
and restrict ourselves to test data transport via the
normal data words only, in order to use the functional
interconnect in its normal mode of operation only.
Note that our choices imply a significant restriction
in bandwidth available for test data transport purposes.
The example DTL MMBD ports in Fig. 2 consist of
109 wires each, of which only 32 are effectively used
for (test) data transport. This was done to present a
fair comparison of our proposal instead of reporting the
maximal improvements possible.
When the functional interconnect is implemented as
a bus or a crossbar, the protocol used between the
interconnect and the core is also used within the inter-
connect. As a result, the bandwidth reserved between
the cores is equal to the bandwidth used inside the
interconnect. When NOCs are used, this is no longer
the case. Figure 3 shows that for an NOC, transactions
between cores and interconnect are transported over
the network as packets [26]. Network interfaces (NI)
packetize and depacketize transactions. NIs are often
split in a NI Shell (NIS) and a NI Kernel (NIK). NI
shells convert the multiple signal groups that make
up a transaction to a single signal group (streaming
data), which is a serialized transaction. A transaction
is made up of a request message (command and write-
data signal groups) and a response message (read-
data signal group). The links inside the NOC are
likely to be of different width, and run at a higher
speed than those between cores and NOC. NI shells
also perform this conversion. The NI kernels take
care of (de)packetization, i.e., the conversion between
messages and packets. Figure 4 illustrates the message
and packet formats of the Æthereal NOC [12] used
here. Although most cores communicate through dis-
tributed shared memory and use MMBD, some use
streaming-data communication and are connected di-
rectly to the NI kernel. In the latter case, messages are
not used but the raw data of the core is packetized
directly.
In our approach, we aim at decoupling the design
and test generation flows. To the NOC, it makes no
difference whether it is used in mission mode transport-
ing regular data between cores, or in test mode acting
as TAM transporting test stimuli and responses. In both
cases, the NOC is in its normal operation mode and
configured to transport data between a set of cores,
as specified in the application use cases (a) and (b),
respectively, of Fig. 5. Similarly, core-level tests are
generated independently from the question how they
will be transported to the ATE: directly through chip
pins, via a conventional TAM, via a reused functional
bus, or via a reused functional NOC.
(b)(a)
Fig. 4 Examples of Æthereal NOC (a) write message and (b)
packet
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Fig. 5 NOC and core-wrapper design flow
In order to transparently reuse a NOC as TAM, we
want to abstract from the NOC data transportation and
implementation details, and instead be able to use a
NOC as a set of “virtual wires” between two ports. This
requires a guaranteed bandwidth and latency between
cores. In our case, this is achieved through time-division
multiplexing (TDM) in the NI kernel [12, 13]. The NOC
hardware (RTL of the topology of routers and NIs, etc.)
and NOC software (the C program to configure the
NOC at run time) are generated by a dedicated NOC
design flow, as shown in Fig. 5 [11]. The hardware and
software together can be co-simulated; additionally the
performance can be verified analytically. The RTL of
the NOC is entered in a conventional synthesis and test
flow. Cores are synthesized, have scan chains inserted,
and are connected to the functional interconnect which
acts as a TAM, in conjunction with the wrapper de-
scribed in the next section. More information on the
above topic is available in [27].
4 Test Wrapper
Figure 6 shows a simplified example of a wrapper
which allows the reuse of the functional interconnect
as TAM [2]. As in conventional test wrappers, all core
terminals are equipped with a wrapper cell, and wrap-
per chains are formed by concatenating wrapper cells
and core-internal scan chains. However, ports to con-
nect to dedicated TAM wires, common in conventional
wrappers, are absent. The functional core terminals are
Fig. 6 Simplified example wrapper
partitioned into the protocol ports that are selected as
TAM terminals, and all other non-TAM terminals. Test
stimuli periodically arrive over the functional intercon-
nect that serves as TAM; in our simplified example
in Fig. 6 with word width win = 4. The four bits are
divided over wc = 2 wrapper chains, and hence each
wrapper chain receives two bits every period of pin = 2
clock cycles. The test stimuli are shifted into the core-
under-test through the wrapper chains. The last word
that arrives over the TAM terminals does not need to
be shifted in, but can be applied directly to the core-
under-test. After the actual testing launch and capture
takes place, test responses are transported away from
the core in a similar fashion.
Figure 7a shows the typical ordering of elements in a
wrapper chain for a conventional wrapper, which uses a
dedicated TAM. As defined in [21], input wrapper cells
are followed by internal scan chains, which are followed
by output wrapper cells. Such a wrapper chain receives
one stimulus bit every clock cycle; subsequently it takes
sin scan cycles to fill the wrapper chain with stimuli.
Similarly, it takes sout scan cycles to offload the re-
sponses from the wrapper chain. Figure 7b shows the
typical wrapper chain ordering for our new wrapper
design. Also here the ordering is: input wrapper cells,
followed by internal scan chains, followed by output
wrapper cells. However, at the extreme input side,
those input wrapper cells are positioned, which period-
ically every pin clock cycles receive a new parallel word
with stimulus bits. Similarly, at the extreme output side,
the output wrapper cells are positioned, which period-
ically every pout clock cycles send out a new parallel
word with response bits.
Let Bin be the bandwidth over the functional inter-
connect from ATE to core-under-test, and let Bout be
the bandwidth in the reverse direction. The maximum
number of wrapper chains wc that can be supplied
through the functional interconnect with streaming
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Fig. 7 Typical wrapper chain
for (a) a wrapper with a











scan test data (i.e., one bit per clock cycle per wrapper





, where f is the test
frequency of the core-under-test. Stimulus bits arrive
periodically in words of win bits and are divided over
the wc wrapper chains. This process is repeated every
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5 Idle Bits Classification
Ideally, every clock cycle every wire of the TAM trans-
ports either a test stimulus bit or a test response bit.
However, it is often unavoidable that some non-useful
bits are transported together with the useful test data.
These non-useful bits are referred to as idle bits. They
may increase the test data volume to be stored on the
ATE and consume part of the available bandwidth for
test data transport. Idle bits occur in (1) traditional
monolithic scan testing, (2) conventional modular SOC
testing with dedicated TAMs, as well as in (3) a modu-
lar SOC test approach that reuses functional intercon-
nect as TAM. This section describes and classifies four
types of idle bits that arise in the latter case.
• Type-1: different scan chain lengths within a core
[10, 20];
• Type-2: scan-in (scan-out) length is not an exact
multiple of the input (output) period;
• Type-3: maximum scan-in and scan-out lengths are
different;
• Type-4: the word width of the functional intercon-
nect is not an exact multiple of the number of
wrapper chains [2, 16].
In the sections below we discuss each type in more
detail.
5.1 Type-1 Idle Bits
Shifting bits into the wrapper chains completes when
the wrapper chain i with the longest scan-in length
sin,i is filled with test stimuli. Other, shorter wrapper
chains require less time to shift in valid stimuli and
receive therefore dummy bits before their valid test
stimulus bits are sent. A similar situation exists at the
test response side. These dummy bits are Type-1 idle
bits. (Note: Type-1 idle bits were introduced in [10] as
Type-3 idle bits.) The bigger the difference between the
average scan-in (-out) length and the maximum scan-
in (-out) length, the more Type-1 idle bits there are.
Figure 8 shows two wrapper chains of unequal length
and the corresponding Type-1 idle bits for this example.
There are one or more tests for a core, where for each
test i, pati patterns exist to test the core. Type-1 idle bits,
















(Sout − sout, j) · pati
)
(5.2)





Fig. 8 The cause of Type-1 idle bits: multiple wrapper chains
with unequal scan-in and/or scan-out length
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Fig. 9 Type-2 idle bits at the input side, caused by the period at
which stimuli arrive
5.2 Type-2 Idle Bits
Stimuli are loaded into the wrapper periodically, in
order to keep the chain shifting continuously. The shift-
in length of the longest wrapper chain Sin divided by the
period pin determines the number of words needed to
fill the wrapper chain with stimuli. If the shift-in length
is not a multiple of the period, one or more idle bits
are shifted in; they are referred to as Type-2 idle bits.
For example: Sin = 5 and pin = 2 results in one idle bit
of Type-2. This example is visualized in Fig. 9. These
type of idle bits occur at the output side for responses
as well.
Type-2 idle bits, if present, occur in every pattern of
























5.3 Type-3 Idle Bits
In scan testing, it is common practice to overlap the
shift-out of the responses of test pattern n with the shift-
in of the stimuli for the next pattern n + 1. This process
repeats for all patterns of the test set; only when the
responses of the last test pattern are shifted out, no new
stimuli are shifted in again. We also use this so-called
pipelined scan in our approach, as it can save up to 50%
of the test application time.
In conventional scan testing, scan-in and scan-out
lengths are equal, i.e., S′in = S
′
out. This is not necessarily
true for wrapper-based modular testing, in which S′in
can be different from S′out, due to different numbers of
input wrapper cells and output wrapper cells. For ex-
ample, if S′out < S′in, shifting out responses takes fewer
clock cycles than shifting in stimuli; the idle bits shifted
out after the valid responses are referred to as Type-
3 idle bits. If S′in < S
′
out, Type-3 idle bits are shifted in
before the valid stimuli.
Figure 10 shows for a small example with only two
test patterns the idle bits of Type-1, -2, and -3. S′in = 12,
while S′out = 8, and hence S′out < S′in. Four Type-3 idle
bits are injected at the response side for each wrapper
chain and for each test pattern except the last pattern.






0, S′out − S′in






0, S′in − S′out
) · (pati − 1) · wc (5.6)
5.4 Type-4 Idle Bits
The number of wrapper chains wc should be as large
as possible, to make maximum use of the available
Fig. 10 Example of Type-3
idle bits: shifting in stimuli
does not take the same time
as shifting out responses
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TAM bandwidth and hence reduce the corresponding











a parallel word of win bits arrives, which is
divided over the wc wrapper chains. Due to rounding
differences, for every pattern in each such parallel word
except for the last one, (win mod wc) bits are wasted;
we refer to them as Type-4 idle bits. A similar situation
occurs at the test response side.
Note that these Type-4 idle bits arrive in dedicated
wrapper cells, which in [2] were referred to as RSDI
and RSDO cells. In [2, 16], these RSDI and RSDO
wrapper cells are placed in the middle of the wrapper
chains. In contrast, we put them at the extremes of
the wrapper chains, such that they do not unnecessarily
contribute to the scan lengths, and hence we obtain a
(minor) test length improvement over [2, 16].
An example of Type-4 idle bits is shown in Fig. 11.
An existing functional input port that serves as TAM
has functional word width win = 32. Given the band-
Fig. 11 Type-4 idle bits: data going to or coming from selected
data cells which are not in a wrapper chain (dark cells)
widths, in this example we could afford to make
wc = 10 wrapper chains, and hence words are delivered
with a period of pin = 3 clock cycles. The 32 input bits
are divided over 10 wrapper chains and hence we have
(win mod wc) = 2 RSDI wrapper cells; in Fig. 11 these
wrapper cells are shaded dark. For all TAM words,
except for the last word of each pattern, these cells
carry Type-4 idle bits.
Type-4 idle bits are present for all patterns of all
tests. They occur for every word delivered, apart for the
last word of each pattern on the stimulus side and the

























·pati · (wout mod wc)
(5.8)
6 Idle Bit Reduction
Idle bits increase the test length and the number of
bits stored on the ATE. To increase the bandwidth
utilization, we need to reduce the number of idle bits.
For each type of idle bits, we discuss how to reduce
them.
Type-1 idle bits are minimal for wrapper chains
with balanced scan-in/out lengths. We employ the Com-
bine algorithm [21] for this purpose. Obviously, cores
with hard scan chains limit the possibilities to balance
the scan-in/out lengths; typically, better results can be
achieved if the scan chains in a core are soft, such that
they can be re-designed and adapted to wrapper and
TAM design.
There are no Type-2 idle bits if (Sin mod pin) = 0
and (Sout mod pout) = 0. pin and pout are determined
by the number of wrapper chains, the available band-
width, and the test frequency. Sin and Sout are prefer-
ably as low as possible to reduce the test length. No
solution is available yet to reduce Type-2 idle bits.
Type-3 idle bits are caused by a difference in S′in and
S′out. These idle bits can be reduced by creating wrapper
chains with either multiple inputs or multiple outputs,
in order to reduce the largest of the two variables. In
regular scan testing this does not pay off; however,
we postulate that this can pay off for wrapper-based
modular SOC testing.
When a functional interconnect is reused as a TAM,
it may introduce Type-4 idle bits, depending on the
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Table 1 Bandwidth analysis
for 26 cores of the ITC’02
SOC Test Benchmarks [22]
SOC Core Total idle T1 T2 T3 T4 Bandwidth
bits (bit) (%) (%) (%) (%) efficiency (%)
g1023 1 24260 1 2 7 0 90
g1023 2 15540 11 0 0 11 78
g1023 3 8721 19 2 0 6 73
g1023 4 34304 9 3 0 3 84
g1023 10 9222 9 6 0 19 66
g1023 11 1168 4 8 8 0 80
g1023 12 784 5 9 0 0 86
g1023 14 204640 8 0 31 0 61
p93791 1 312067 5 0 0 0 95
p93791 5 330858 5 12 0 5 79
p93791 6 409186 1 0 0 2 96
p93791 10 194260 4 3 25 0 67
p93791 11 91256 5 0 0 21 74
p93791 13 195552 5 0 0 0 95
p93791 14 195552 5 0 0 0 95
p93791 17 284472 3 0 0 6 91
p93791 19 700350 2 0 0 25 74
p93791 23 221364 6 0 0 0 94
p93791 29 795500 26 0 0 0 74
p93791 32 511816 4 3 25 0 68
a586710 1 35937835 7 0 0 18 74
a586710 2 297445750 7 0 12 2 78
a586710 3 1284242480 5 4 16 3 72
a586710 4 19200840 4 10 0 3 83
a586710 5 1584410 1 0 0 0 99
a586710 7 329282348 3 7 29 0 62
Average – 75855174 6 3 6 5 80
functional data width. They can be prevented by
buffering all stimuli and responses. Hussin et al. [16]
propose a solution in which load and shift registers
are used to buffer. This solution requires a significant,
but in their paper unquantified, amount of extra silicon
area.
7 Experimental Results
We have automated the wrapper design to generate
wrappers for cores using the approach of Amory et al.
[2] and calculated the bandwidth under-utilization for
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as many ports as possible and tries to generate a wrap-
per design with minimal test length.
As input we use the SOCs g1023, p93791, and
a586710 of the ITC’02 SOC Test Benchmark Set [22].
For each core we assume for every 100 inputs and 100
outputs one input and one output port with a word
width w = 32 using the AXI protocol [4]; cores with a
big amount of i/o-terminals will therefore have a bigger
bandwidth compared to cores with a small amount of
i/o-terminals. The test frequency ftest = 100 MHz. To-
day’s functional interconnects can work at a frequency
of 500 MHz [12]. A 32-bit port delivers 32-bit per
cycle minus overhead, which is assumed to be 20%.
The ITC’02 benchmarks are five years old, and,
scaling with Moore’s Law, we assume their func-
tional interconnects were working at 1/8 of today’s
bandwidth. These assumptions result in b = 32 · 500 ·
0.8 · 18 = 1,600 Mbit/s per port.
For 26 cores of the ITC’02 benchmarks, we have
calculated the bandwidth under-utilization due to idle
bits. Table 1 lists the results. For each core, the absolute
number of idle bits has been calculated, as well as
the relative percentages of Type-1, -2, -3, and -4 idle
bits. The last column of Table 1 lists the bandwidth
efficiency, which is reduced due to the idle bits. For
example, Core 1 of SOC p93791 requires 312067 idle
bits to transport all stimuli and responses to and from
the core. These idle bits reduce the useful bandwidth
from 100% to 95%. The 5% reduction was due to Type-
1 idle bits. Average results over all 26 cores are given in
the bottom row of the table.
Figure 12 shows a graphical representation of the
results of Table 1. On average 80% of the available
bandwidth is used for actual stimuli and responses. 20%
is idle bits and causes under-utilization of bandwidth.
The idle bits are more or less equally spread over all
four categories.
8 Conclusion
Reusing the existing functional interconnect as a TAM
cancels the need for a dedicated TAM. In this paper
we analyzed the bandwidth utilization for wrappers
which reuse the existing functional interconnect as a
TAM. We defined four types of idle bits to explain the
under-utilization of the available bandwidth between
the ATE and core under test. Since reduction of idle
bits improves the bandwidth utilization and minimizes
the required ATE vector storage, several solutions to
reduce idle bits were discussed.
We automatically generated wrappers for 26 cores of
the ITC’02 SOC Test Benchmarks and calculated the
bandwidth utilization by useful test data and idle bits.
Idle bits can use up to 39% of the available bandwidth,
with an average of 20%. All four types of idle bits were
found to contribute to the bandwidth under-utilization.
Using the proposed bandwidth under-utilization
analysis, wrappers which reuse the existing functional
interconnect can be efficiently modified to reduce the
overall test length of cores. This, along with the silicon
area savings obtained by omitting the conventional
dedicated TAM infrastructure, make the proposed
method suitable for a wide range of modern SOCs.
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